(1) use of fully opt ized deep subm cron MOSFET's with 0.3 0.6 Mm channel lengths, (2) systematic aging under different stressing conditions and for very long periods of time (6.105 seconds), (3) monitoring of the evolution of the main device parameters during stress, followed by a detailed inspection of the interface damage at the end of the stress using very sensitive characterization techniques (dynamic transconductance and charge pumping) as weil as an accurate parameter extraction method. 
funiction of the biasing conditions. These results are interpreted by taking into consideration the extension of the defective region as well as the local generation rate of interface states. In order to extrapolate the device lifetime, we have chosen two different criteria: (1) 10 % decrease in the reverse mode saturation cuirrent (for Vg = Vd = 3 V) and (2) 10 mV shift in Vt. The two corresponding lifetimes are plotted in Fig.3 . The classical dependence t = C(Isubfm is very well fitted by m = 2.5 for the saturation current and m = 3 for the threshold voltage.
Assuming a duty ratio of 1/10 for CMOS technology, a 10 years lifetime can be obtained, with both criteria, at 3 V bias supply even for the shortest transistor (0.3 pm). For higher supply voltage the degradation becomes intolerable, the threshold voltage shift being the most limiting factor. This suggests the use of LDD like structures which are believed to reduce the threshold voltage shift and keep a good noise margin for these low voltage transistors. After stress we also noticed an increase by a factor of two in the suibstrate current due to the local trapping of negative charges that causes the lateral field to increase.
3-DETAILED CHARACTERIZATION OF THE DEGRADED DEVICES
In order to determine the defective channel length AL, the type of the created defects, their density ANq and the carrier mobility, ve use a parameter extraction method especially conceived for degraded submicron devices /2/. In this model, the darmaged device is presented by the series combination of two transistors with different channel lengths and threshold voltages. Figure 4 shows an original plot of the degradation rate of the channel resistance versus Vg, which illustrates the interaction between t1 e defective and non defective regions of the channel * for Vg< Vt, both regions are in weak inversion, while for Vg> Vt2 they are in strong inversion. For intermediate gate voltages only the defect free region reaches strong inversion while the degraded one is iIl in weak inversion. In other words, VC is the V reshold vol age of the virgin d vice whereas V12 is that of the degraded region. This curve is in very good agreement with previous theoretical calculations /2/. Table 2 gives the values of the threshold voltages shifts AV> V12-V1t, mobilities degradation rates p -p2/M1 , degraded region lengths AL and densities of created defects ANq.
It is found that the defective channel length AL becomes more important for the higher gate voltage whereas the density of created dcfects is weaker, In order to validate these results, we performed direct measurements of interface states were performed wvth the dynamic transconductance /3/ and charge pumping /4/ methods. The interface states generated for various condiLions of stress are plotted versus drain current (Fig. 5) . Indeed for each channel length, a constant drain current, at fixed Vd, is nearly equivalent to a constant inversion charge and a constant surface potential. We clearly observe that the density of created interface states is larger after stress at lower gate voltage (Vg-1.4 V). 
